i2c_master.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /* Copyright 2018 Jack Humbert
  2. * Copyright 2018 Yiancar
  3. *
  4. * This program is free software: you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License as published by
  6. * the Free Software Foundation, either version 2 of the License, or
  7. * (at your option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  16. */
  17. /* This library is only valid for STM32 processors.
  18. * This library follows the convention of the AVR i2c_master library.
  19. * As a result addresses are expected to be already shifted (addr << 1).
  20. * I2CD1 is the default driver which corresponds to pins B6 and B7. This
  21. * can be changed.
  22. * Please ensure that HAL_USE_I2C is TRUE in the halconf.h file and that
  23. * STM32_I2C_USE_I2C1 is TRUE in the mcuconf.h file. Pins B6 and B7 are used
  24. * but using any other I2C pins should be trivial.
  25. */
  26. #include "i2c_master.h"
  27. #include "quantum.h"
  28. #include <string.h>
  29. #include <hal.h>
  30. static uint8_t i2c_address;
  31. static const I2CConfig i2cconfig = {
  32. #ifdef USE_I2CV1
  33. I2C1_OPMODE,
  34. I2C1_CLOCK_SPEED,
  35. I2C1_DUTY_CYCLE,
  36. #else
  37. STM32_TIMINGR_PRESC(I2C1_TIMINGR_PRESC) | STM32_TIMINGR_SCLDEL(I2C1_TIMINGR_SCLDEL) | STM32_TIMINGR_SDADEL(I2C1_TIMINGR_SDADEL) | STM32_TIMINGR_SCLH(I2C1_TIMINGR_SCLH) | STM32_TIMINGR_SCLL(I2C1_TIMINGR_SCLL), 0, 0
  38. #endif
  39. };
  40. static i2c_status_t chibios_to_qmk(const msg_t* status) {
  41. switch (*status) {
  42. case I2C_NO_ERROR:
  43. return I2C_STATUS_SUCCESS;
  44. case I2C_TIMEOUT:
  45. return I2C_STATUS_TIMEOUT;
  46. // I2C_BUS_ERROR, I2C_ARBITRATION_LOST, I2C_ACK_FAILURE, I2C_OVERRUN, I2C_PEC_ERROR, I2C_SMB_ALERT
  47. default:
  48. return I2C_STATUS_ERROR;
  49. }
  50. }
  51. __attribute__((weak)) void i2c_init(void) {
  52. // Try releasing special pins for a short time
  53. palSetPadMode(I2C1_SCL_BANK, I2C1_SCL, PAL_MODE_INPUT);
  54. palSetPadMode(I2C1_SDA_BANK, I2C1_SDA, PAL_MODE_INPUT);
  55. chThdSleepMilliseconds(10);
  56. #ifdef USE_I2CV1
  57. palSetPadMode(I2C1_SCL_BANK, I2C1_SCL, PAL_MODE_STM32_ALTERNATE_OPENDRAIN);
  58. palSetPadMode(I2C1_SDA_BANK, I2C1_SDA, PAL_MODE_STM32_ALTERNATE_OPENDRAIN);
  59. #else
  60. palSetPadMode(I2C1_SCL_BANK, I2C1_SCL, PAL_MODE_ALTERNATE(I2C1_SCL_PAL_MODE) | PAL_STM32_OTYPE_OPENDRAIN);
  61. palSetPadMode(I2C1_SDA_BANK, I2C1_SDA, PAL_MODE_ALTERNATE(I2C1_SDA_PAL_MODE) | PAL_STM32_OTYPE_OPENDRAIN);
  62. #endif
  63. // i2cInit(); //This is invoked by halInit() so no need to redo it.
  64. }
  65. i2c_status_t i2c_start(uint8_t address) {
  66. i2c_address = address;
  67. i2cStart(&I2C_DRIVER, &i2cconfig);
  68. return I2C_STATUS_SUCCESS;
  69. }
  70. i2c_status_t i2c_transmit(uint8_t address, const uint8_t* data, uint16_t length, uint16_t timeout) {
  71. i2c_address = address;
  72. i2cStart(&I2C_DRIVER, &i2cconfig);
  73. msg_t status = i2cMasterTransmitTimeout(&I2C_DRIVER, (i2c_address >> 1), data, length, 0, 0, MS2ST(timeout));
  74. return chibios_to_qmk(&status);
  75. }
  76. i2c_status_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length, uint16_t timeout) {
  77. i2c_address = address;
  78. i2cStart(&I2C_DRIVER, &i2cconfig);
  79. msg_t status = i2cMasterReceiveTimeout(&I2C_DRIVER, (i2c_address >> 1), data, length, MS2ST(timeout));
  80. return chibios_to_qmk(&status);
  81. }
  82. i2c_status_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, const uint8_t* data, uint16_t length, uint16_t timeout) {
  83. i2c_address = devaddr;
  84. i2cStart(&I2C_DRIVER, &i2cconfig);
  85. uint8_t complete_packet[length + 1];
  86. for (uint8_t i = 0; i < length; i++) {
  87. complete_packet[i + 1] = data[i];
  88. }
  89. complete_packet[0] = regaddr;
  90. msg_t status = i2cMasterTransmitTimeout(&I2C_DRIVER, (i2c_address >> 1), complete_packet, length + 1, 0, 0, MS2ST(timeout));
  91. return chibios_to_qmk(&status);
  92. }
  93. i2c_status_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length, uint16_t timeout) {
  94. i2c_address = devaddr;
  95. i2cStart(&I2C_DRIVER, &i2cconfig);
  96. msg_t status = i2cMasterTransmitTimeout(&I2C_DRIVER, (i2c_address >> 1), &regaddr, 1, data, length, MS2ST(timeout));
  97. return chibios_to_qmk(&status);
  98. }
  99. void i2c_stop(void) { i2cStop(&I2C_DRIVER); }